CY28442-2
....................... Document #: 38-07691 Rev. *B Page 8 of 19
1
0
CLKREQ#A
SRC[T/C]2 CLKREQ#A control
1 = SRC[T/C]2 stoppable by CLKREQ#A pin
0 = SRC[T/C]2 not controlled by CLKREQ#A pin
0
RESERVED
Byte 9: Control Register 9
Bit
@Pup
Name
Description
7
0
S3
96_100_SSC Spread Spectrum Selection table:
S[3:0]
SS%
‘0000’ = –0.8%(Default value)
‘0001’ = –1.0%
‘0010’ = –1.25%
‘0011’ = –1.5%
‘0100’ = –1.75%
‘0101’ = –2.0%
‘0110’ = –2.5%
‘0111’ = –0.5%
‘1000’ = ±0.25%
‘1001’ = ±0.4%
‘1010’ = ±0.5%
‘1011’ = ±0.6%
‘1100’ = ±0.8%
‘1101’ = ±1.0%
‘1110’ = ±1.25%
‘1111’ = ±1.5%
60
S2
50
S1
40
S0
3
1
96_100 SEL
Software select 96_100_SSC output frequency, 0 = 96 MHz, 1 = 100 MHz.
2
1
96_100 Enable
96_100_SSC Enable, 0 = Disable, 1 = Enable.
1
96_100 SS Enable
96_100_SSC Spread spectrum enable. 0 = Disable, 1 = Enable.
0
96_100 SW HW
Select output frequency of 96_100_SSC via software or hardware
0 = Hardware, 1 = Software.
Byte 10: Control Register 10
Bit
@Pup
Name
Description
7
0
RESERVED
6
0
CLKREQ#B
SRC[T/C]4 CLKREQ#B control
1 = SRC[T/C]4 stoppable by CLKREQ#B pin
0 = SRC[T/C]4not controlled by CLKREQ#B pin
5
0
CLKREQ#B
SRC[T/C]2 CLKREQ#B control
1 = SRC[T/C]2 stoppable by CLKREQ#B pin
0 = SRC[T/C]2 not controlled by CLKREQ#B pin
4
0
RESERVED
3
0
CLKREQ#A
SRC[T/C]7CLKREQ#A control
1 = SRC[T/C]7 stoppable by CLKREQ#A pin
0 = SRC[T/C]7 not controlled by CLKREQ#A pin
2
0
CLKREQ#A
SRC[T/C]5 CLKREQ#A control
1 = SRC[T/C]5 stoppable by CLKREQ#A pin
0 = SRC[T/C]5 not controlled by CLKREQ#A pin
1
0
CLKREQ#A
SRC[T/C]3 CLKREQ#A control
1 = SRC[T/C]3 stoppable by CLKREQ#A pin
0 = SRC[T/C]3 not controlled by CLKREQ#A pin
0
CLKREQ#A
SRC[T/C]1 CLKREQ#A control
1 = SRC[T/C]1 stoppable by CLKREQ#A pin
0 = SRC[T/C]1 not controlled by CLKREQ#A pin
Byte 8: Control Register 8 (continued)
Bit
@Pup
Name
Description
相关PDF资料
CY28445LFXC-5 IC CLOCK CALISTOGA CK410M 68QFN
CY28446LFXC IC CLOCK CALISTOGA CK410M 64QFN
CY28447LFXC IC CLOCK CALISTOGA CK410M 72QFN
CY28547LFXCT IC CLOCK CK505/410M INTEL 72QFN
CY28548ZXC IC CLK CK505 960M/965M 64TSSOP
CY28551LFXC-3T IC CLOCK INTEL/AMD SIS VIA 56QFN
CY28551LFXC IC CLOCK INTEL/AMD SIS VIA 64QFN
CY2SSTV855ZXI IC CLOCK DIFFDRV PLL DDR 28TSSOP
相关代理商/技术参数
CY28442ZXC-2T 功能描述:时钟发生器及支持产品 Calistoga RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28442ZXCT 功能描述:IC CLOCK GEN ALVISO 56-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
CY28443 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Generator for Intel㈢ Calistoga Chipset
CY28443-2 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Generator for Intel㈢ Calistoga Chipset
CY28443-3 制造商:SPECTRALINEAR 制造商全称:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Calistoga Chipset
CY28443OXC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Generator for Intel㈢ Calistoga Chipset
CY28443OXC-2 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Generator for Intel㈢ Calistoga Chipset
CY28443OXC-2T 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Generator for Intel㈢ Calistoga Chipset